BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Passive Components Blog - ECPv6.16.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Passive Components Blog
X-ORIGINAL-URL:https://passive-components.eu
X-WR-CALDESC:Events for Passive Components Blog
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Prague
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20240331T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20241027T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/Prague:20250916T200000
DTEND;TZID=Europe/Prague:20250916T210000
DTSTAMP:20260610T113545
CREATED:20250916T070117Z
LAST-MODIFIED:20250916T070117Z
UID:72573-1758052800-1758056400@passive-components.eu
SUMMARY:Reduce SMT Parasitic Design Failures with Innovative Filter Topologies
DESCRIPTION:Reduce SMT Parasitic Design Failures with Innovative Filter Topologies\n\nThis webinar explores strategies for optimizing SMT filter designs\, addressing spurious responses\, parasitic behaviors\, and PCB layout challenges using Cadence’s Microwave Office and Modelithics simulation models to ensure accurate and reliable performance. \n\n\n\nSeptember 16\, 8:00 PM — 9:00 PM CEST \n\n\n\n\n\nJoin our webinar to discover challenges and optimization strategies for designing reliable and efficient filters using SMT capacitors and inductors. A lumped prototype is monotonic in the stopbands\, while an SMT filter may have spurious responses\, which can be affected by topology changes and capacitor placement. Additionally\, simple S-parameter representations do not account for variations in parasitic behavior due to substrate thickness\, dielectric constant\, and solder pad dimensions. Ultimately\, PCB layout parasitics can lead to significant differences between simulations based on lumped prototype values and final measured results based on actual SMT component values\, leading to potential product delays and/or system failure. \n  \nLearn how to manage and modify spurious performances effectively through innovative SMT filter topologies. Gain insights into how PCB layout contributes to parasitic behaviors that affect your SMT component values. Understand how to enhance your design’s performance with Cadence’s Microwave Office software and highly accurate Modelithics simulation models\, ensuring your designs are right the first time. \n\n\n\n\n\n\n\n\n\nSpeakers \n\nDavid Vye\, Product Management Director\, Cadence \nDan Swanson\, Owner\, DGS Associates\, LLC \nChris DeMartino\, Applications Engineer\, Modelithics
URL:https://passive-components.eu/event/reduce-smt-parasitic-design-failures-with-innovative-filter-topologies/
LOCATION:virtual
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=Europe/Prague:20250916T170000
DTEND;TZID=Europe/Prague:20250916T180000
DTSTAMP:20260610T113545
CREATED:20250818T105706Z
LAST-MODIFIED:20250818T105706Z
UID:72392-1758042000-1758045600@passive-components.eu
SUMMARY:EMI Shielding Challenges
DESCRIPTION:EMI Shielding Challenges\nWebinar by Würth Elektronik\nTuesday\, September 16th 2025 @ 5:00PM CEST\n\nExplore modern EMI shielding techniques and learn how to prevent electromagnetic interferences (EMI) from impacting sensitive electronics. This webinar will dig into practical strategies in housing and PCB for mitigating EMI challenges\, never losing sight of solutions for emerging technologies like 5G\, IoT\, Industry IoT\, etc.\, and the challenge they bring to Electromagnetic Compatibility.
URL:https://passive-components.eu/event/emi-shielding-challenges/
LOCATION:virtual
END:VEVENT
END:VCALENDAR