BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Passive Components Blog - ECPv6.15.20//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:Passive Components Blog
X-ORIGINAL-URL:https://passive-components.eu
X-WR-CALDESC:Events for Passive Components Blog
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:20250309T080000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:20251102T070000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:20260308T080000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:20261101T070000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:20270314T080000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:20271107T070000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Chicago:20260429T100000
DTEND;TZID=America/Chicago:20260429T110000
DTSTAMP:20260429T143735
CREATED:20260415T141334Z
LAST-MODIFIED:20260415T141334Z
UID:75544-1777456800-1777460400@passive-components.eu
SUMMARY:SEPIC Design Done Right
DESCRIPTION:SEPIC Design Done Right\nDigiKey\, Analog Devices and YAGEO webinar \nWednesday\, April 29\, 2026\, 10:00 AM CDT (1 hour) \nAs power architectures become more flexible and input voltages less predictable\, designers face growing pressure to deliver converters that can operate reliably across wide operating ranges without adding unnecessary complexity. SEPIC converters are often the topology of choice in these scenarios\, enabling non-inverting operation whether the input voltage sits above\, below\, or crosses the output\, but achieving a robust design requires far more than selecting the right topology. \nAs we delve into the intricate world of SEPIC converter design\, this event will focus on: \n\nUnderstanding electrical stress\, ripple current\, EMI\, and thermal performance: Discover how these critical factors intersect and impact your design choices.\nInductor coupling strategies and coupling capacitor behavior: Learn how these elements significantly influence efficiency\, noise\, and long-term reliability\, often becoming the limiting factors in production designs.\nPractical design constraints and component limitations: Gain insights into how real-world conditions shape SEPIC implementations and how to navigate these challenges effectively.\nAdvanced design tools: Explore the power of LTpowerCAD\, LTSPICE\, and the YSIM Capacitance Tool\, which can elevate the precision and reliability of your designs.\n\nNote: If you can’t attend the live webinar\, be sure to still register as we’ll send you the recording afterward! \nSpeakers: \nPiyu Dhaker\, Staff Applications Engineer\, Analog Devices\, Inc. \n\n\nPiyu Dhaker is a Staff Applications Engineer at Analog Devices\, specializing in power products. She holds a Master’s degree in Electrical Engineering from San Jose State University and has been with ADI since 2007. Her career spans a broad spectrum\, from developing test solutions for power management devices to providing application support to key automotive customers. In her current role\, she focuses on supporting broad-market power management applications. \nSimon Ruening\, Global Technical Marketing Manager\, Yageo Group \n\n\nSimon is a highly accomplished professional with a background in engineering and business. Currently serving as Technical Marketing Manager for YAGEO Group\, he combines technical expertise with strong problem-solving skills to provide valuable support to clients and drive successful implementations. With a BSEE from UTD and an MBA from UNT\, Simon has excelled in various roles\, including seven years as a design engineer. \nAlexander Nebel\, Technical Marketing Manager – EMEA\, Yageo Group \n\n\nAlexander is the Technical Marketing Manager in EMEA at YAGEO Group since the beginning of 2024. He worked as Field Application Engineer for more 15 years at different passive component manufacturers. Alexander started at KEMET Electronics in 2017 as Field Application Engineer and after the acquisition by YAGEO\, was responsible for all products of the YAGEO Group.
URL:https://passive-components.eu/event/sepic-design-done-right/
LOCATION:virtual
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Chicago:20260430T100000
DTEND;TZID=America/Chicago:20260430T110000
DTSTAMP:20260429T143735
CREATED:20260423T074315Z
LAST-MODIFIED:20260423T074315Z
UID:75645-1777543200-1777546800@passive-components.eu
SUMMARY:Programming Embedded Systems
DESCRIPTION:DigiKey and Microchip to Host Educational Webinar on Programming Embedded Systems\nFree webinar to introduce two ways of programming hardware \nThursday\, April 30\, 2026 at 10:00 CDT \noin us as we introduce embedded system design across software and hardware abstraction levels\, with a focus on when high-level code is sufficient and when dedicated hardware logic is required. You will gain practical insight into how modern embedded systems combine software control\, digital logic\, and hands-on hardware skills. \nParticipants will see demos using CircuitPython on a Microchip development board for rapid prototyping and hardware interaction\, along with a CLB / MiniFPGA kit. The CLB portion emphasizes combinational and sequential logic\, highlights scenarios where hardware logic is needed for timing and determinism\, and includes introductory soldering practice to connect logic design with real hardware. \nWhat you’ll gain from attending: \n\nUnderstanding software vs. hardware logic: Gain a clear perspective on when to utilize CircuitPython for rapid prototyping and when to turn to Verilog for hardware logic design.\nHands-on experience: Witness demos using a Microchip development board\, giving you practical insight into hardware interaction and rapid prototyping techniques.\nIntroductory soldering practice: Enhance your skills as we guide you through connecting logic design with real hardware\, providing an engaging way to understand embedded systems better.\nDigital design exposure: Dive into digital design with Verilog using CLBs (MiniFPGA)\, preparing you for real-world applications in coursework or projects.\nInnovative learning directions: Explore the exciting new directions Microchip is taking in enhancing student learning outcomes\, ensuring you stay ahead in your field.\n\nSpeakers: \nRoss Satchell\, Senior Engineer\, Microchip \n\n\nRoss is a Senior Engineer in Microchip’s Academic Program. He started out as a Maker developing coffee related Arduino projects including a PID temperature controller for espresso machines\, which led him to pursue a bachelor’s in computer engineering and a master’s in data analytics at ASU. He started at Microchip in 2019 and worked as a Technical Marketing Engineer developing engaging demos for trade shows and leading capstone teams for 5 years before moving to the Academic Program. He now develops academic focused development kits\, CircuitPython student workshops\, and works closely with professors to develop educational content. \nHani Ahmad Assi\, Senior Technical Staff Engineer\, Microchip \n\n\nHani is a Senior Technical Staff Engineer at Microchip Technology. He earned his PhD in Electrical Engineering from Arizona State University and brings over 15 years of industry experience and 8 years in academia\, with expertise in transistor-level mixed-signal circuit design. While at Microchip\, he coauthored a practical embedded computing book and is currently developing a SoC FPGA book based on the PolarFire SoC FPGA. He also serves on academic advisory boards for multiple universities and community colleges\, contributing to curriculum development\, new program creation\, technical content\, guest lectures\, workshops\, and capstone project mentoring.
URL:https://passive-components.eu/event/programming-embedded-systems/
LOCATION:virtual
END:VEVENT
END:VCALENDAR