The presentation explains our design considerations for Single Pair Ethernet on the PCB and shows latest measurements for different filter designs from the connector to the PHY chip.
One focus is on matching the right components for Power over Data Line: How can a signal droop be limited? Which filter choke fits which PoDL power class? What influence does a PoDL filter choke have on the signal integrity and how can this influence be minimized?